Abstract -Fully integrated switchable filter have been successfully demonstrated using a ra CMOS SOI process in conjunction with an a (AlN) microresonator process. Single pole-mul were developed in the CMOS SOI process th multi-project wafer runs while the filters were aluminum nitride based microresonators. Each concurrent design cycles and was demonstrated to integration. After design improvements to bo full monolithic integration was implem microresonator filters with the CMOS switc compatibility of the two technologies. A four ch switchable bank of ~7MHz bandwidth filters demonstrated exhibiting approximately 8 dB of 60dB of stop band rejection.
I. INTRODUCTION
Advanced communications systems are driv fully integrated solutions. From RFIC tech chip modules, integration and miniaturizati One technology highly desired by commun designers is a wide range of narrowband filt stopband characteristics as well as the ability among this bank of filters. Switchable filter b critical technology gap for realizing the ne communication systems. Microfabricated re smaller, more highly integrated filter technol available using traditional bulk or surface (BAW or SAW) techniques which are hinder limitations. Microresonator filters can realize from 20 MHz to several GHz on a single chi monolithically integrated with CMOS tech altering the CMOS fabrication process. ability is fundamental to providing a swit narrowband filters leading to higher reliab component count. As a result of innovati development, a single chip solution providi filter bank has been demonstrated.
II. CMOS SWITCHES
Switches were designed in Sandia's rad CMOS SOI process using partially depleted M previously no S-band switch had been demon application, a body-source tie was impleme depleted MOSFETs are similar in behavior which simplify modeling to a certain extent [ features a five level metal stack-up and mechanical polishing (CMP) for planarization Prior to this project, no RF CM process and only modest work integrated circuits (RFICs). The mo was the BSIMSOI3 which offers depleted mode and was developed f SOI effects [2] . Using Agilent's I and an existing DC BSIMSOI3 (widths >50μm) were measured parameters were extracted.
A. Switch Designs and Results
The switch design had requireme < 5dB and a desired isolation o configuration using one series an each path resulted in the right trade and isolation at S-band (2-4GHz). transistor width of 300μm (12x25 transistor width of 150μm (6x25 300μm (12x25μm) for the other de of 0.35μm. An input inductor was ohms and output coupling capacitor These configurations were used to d SP3T and SP4T switches using NM
The first iteration resulted functionality where the functionin insertion loss (10dB) compared t deviation from the simulated respo phase was attributed to the CMP p fill and then polishes to obtain a p process step. This extra metal sur increases parasitics by adding resistance to the circuit behavior. O only the inductor had a protect laye from the CMP metal fill, as seen in a.) Switch circuit with CMP fill b.) Sw
Fig. 1. SPDT CMOS switches with a
For subsequent runs, the CMP me the entire circuit area (Fig. 1b) A previous process used to f resonators [4] was altered for this device design changes necessary to S-band filter arrays. The filter ar total film thickness of < 0.35 for t in the array, avoiding any thicknes the degradation of bandwidth or ins of spurs is also correlated to the t and is carefully chosen to help elim acoustic models were developed to and performance as the resonator ratio becomes finite. Other tech mitigation include coupling reson using stubbed electrodes.
The inset of Figure 3 shows the had 8.6dB insertion loss and ~9M shows a second generation filter b insertion loss and narrower bandwi demonstrating improvement over t Processing improvements resulting were developed and demonstrated t improve quality factor. Vertical sid technical advance that showed Resonator design improvements, stages, were made to reduce spu isolation. These filters demonstrat band rejections in excess of 50 dB o Table I displays the o enable high performance rrays were optimized for a the highest frequency filter s dependencies that lead to sertion loss. The reduction thickness of the resonators minate spurs [5] . Advanced o study the spurious modes r thickness to wavelength niques employed for spur nator stages in series and first generation filters that MHz bandwidths. Figure 3 bank on CMOS with 6dB idths of < 7 MHz (Fig. 3) , the first iteration of filters.
in a vertical AlN sidewall to reduce insertion loss and dewall etching was a major promising improvements. such as using multiple urs and to improve filter ted few spurs and had stop over a 2.5 GHz bandwidth.
and filter array with 6.2-8.0dB stopband rejections of >50dB initial S-band filter, inset.
IV. MONOLITHIC INTEGRATION Realizing these switchable filter banks req the unique properties of microresonators to filter architectures and monolithic integration banks with low loss radiation hardened switches. Commercially available monolith switchable filter banks at S-band do not exist.
The microresonator filters were fabricated wafers after the completion of the top meta chip switched filter array can be seen in Figu the filters can be fabricated directly over t layout below (Fig. 4) showed superior perform Among the multi-throw switch designs, the filter array had the best performance showing 7 to 8.8dB, <7MHz bandwidth (Fig. 5) and va isolation. The SP4T design had 20 to 25dB m for all but port 2, which was about 11dB; this to layout issues. The switch filter array had loss of 22 to 35dB (inset, Fig. 5 ). The fil integration were nominal as the process produced the superior vertical sidewall w resulting in slightly higher overall insertion lo 
